文档介绍：Introduction to
Reconfigurable puting
Synthesis Lectures puter
Architecture
Editor
Mark D. Hill, University of Wisconsin, Madison
Introduction to Reconfigurable puting
Marco Lanzagorta, Stephen Bique, Robert Rosenberg
2010
On-works
Natalie Enright Jerger, Li-Shiuan Peh
2009
The Memory System: You Can’t Avoid It, You Can’t Ignore It, You Can’t Fake It
Bruce Jacob
2009
Fault puter Architecture
Daniel J. Sorin
2009
The Datacenter as puter: An Introduction to the Design of Warehouse-Scale
Machines
Luiz André Barroso, Urs Hölzle
2009
Computer Architecture Techniques for Power-Efficiency
Stefanos Kaxiras, Margaret Martonosi
2008
Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency
Kunle Olukotun, Lance Hammond, James Laudon
2007
Transactional Memory
James R. Larus, Ravi Rajwar
2006
puting puter Architects
Tzvetan S. Metodi, Frederic T. Chong
2006
Copyright © 2010 by Morgan & Claypool
All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in
any form or by any means—electronic, mechanical, photocopy, recording, or any other except for brief quotations in
printed reviews, without the prior permission of the publisher.
Introduction to Reconfigurable puting
Marco Lanzagorta, Stephen Bique, Robert Rosenberg
ISBN: 9781608453368 paperback
ISBN: 9781608453375 ebook
DOI
A Publication in the Morgan & Claypool Publishers series
SYNTHESIS LECTURES PUTER ARCHITECTURE
Lecture #9
Series Editor: Mark D. Hill, University of Wisconsin, Madison
Series ISSN
Synthesis Lectures puter Architecture
Print 1935-3235 Electronic 1935-3243
Introduction to
Reconfigurable puting
Marco Lanzagorta
ITT Corporation
Stephen Bique
Naval Research Laboratory
Robert Rosenberg
Naval Research Laboratory
SYNTHESIS LECTURES PUTER ARCHITECTURE #9
M
&C Morgan& cLaypool publishers
ABSTRACT
This book covers technologies, applicat