文档介绍：ASIC AND FPGA VERIFICATION:
A GUIDE PONENT MODELING
ABOUT THE AUTHOR
Richard Munden has been using and managing CAE systems since 1987. He has been
concerned with simulation and modeling issues for as long.
Richard co-founded the Free Model Foundry (/fmf/) in 1995 and is its
president and CEO. He has a day job as CAE/PCB manager at Siemens Ultrasound
(previously Acuson Corp) in Mountain View, California. Prior to joining Acuson, he
was a CAE manager at TRW in Redondo Beach, California. He is a well-known con-
tributor to several EDA users groups and industry conferences.
His primary focus over the years has been verification of board-level designs.
MAGPR 8/18/04 2:59 PM Page iii
ASIC AND FPGA
VERIFICATION:
A GUIDE TO
COMPONENT
MODELING
RICHARD MUNDEN
AMSTERDAM • BOSTON • HEIDELBERG • LONDON
NEW YORK • OXFORD • PARIS • SAN DIEGO
SAN FRANCISCO • SINGAPORE • SYDNEY • TOKYO
Morgan Kaufmann Publishers is an imprint of Elsevier
MAGPR 8/18/04 2:59 PM Page iv
The Morgan Kaufmann Series in Systems on Silicon
Series Editors: Peter Ashenden, Ashenden Designs Pty. Ltd. and Adelaide University, and
Wayne Wolf, Princeton University
The rapid growth of silicon technology and the demands of applications are
increasingly forcing electronics designers to take a systems-oriented approach to
design. This has led to new challenges in design methodology, design automation,
manufacture and test. The main challenges are to enhance designer productivity
and to achieve correctness on the first pass. The Morgan Kaufmann Series in
Systems on Silicon presents high quality, peer-reviewed books authored by leading
experts in the field who are uniquely qualified to address these issues.
The Designer’s Guide to VHDL, Second Edition
Peter J. Ashenden
The System Designer’s Guide to VHDL-AMS
Peter J. Ashenden, Gregory D. Peterson, and Darrell A. Teegarden
Readings in Hardware/Software Co-Design
Edited by Giovanni De Micheli, Rolf Ern