1 / 50
文档名称:

数电第15章.ppt

格式:ppt   页数:50页
下载后只包含 1 个 PPT 格式的文档,没有任何的图纸或源代码,查看文件列表

如果您已付费下载过本站文档,您可以点这里二次下载

分享

预览

数电第15章.ppt

上传人:yixingmaoj 2016/7/10 文件大小:0 KB

下载得到文件列表

数电第15章.ppt

相关文档

文档介绍

文档介绍:15-1 Basic Operational Characteristics and Parameters. 15-2 CMOS Circuits CH15 INTEGRATED CIRCUIT TECHNOLOGIES Chapter overview 15-3 TTL Circuits 15-4 Practical Considerations in the Use of TTL. 15-parison of CMOS and TTL Performance. PN + u D - + ui RL - + uo - D 开关电路 IF i D(mA) u D(V) 伏安特性 UBR 0i-v characteristic Switching circuit Switching performance of a Diode + u i =0V R L- +u o- D + + - u i =5V R L- +u o- D Equivalent circuit (1)DC Supply voltage : TTL (transistor-transistor logic) :+5V CMOS (complementary medal oxide semiconductor) :+5V,+ 15-1 Basic Operational Characteristics and Parameters (2) Logic levels V IL ,V IH,V OL,V OH . The range of CMOS circuits: V IL :0~ (for 5V CMOS )V IL :0~ (for CMOS) V IH :~5V (for 5V CMOS )V IH :2~ (for CMOS) ? Unallowed ranges: ~ or ~2V. ? When the input voltages are in the unallowed ranges ,CMOS gates cannot be operated reliably. Input Output 0V LOW ( 0 ) HIGH ( 1 ) eptable 5V V IH(min) V IL(max) 0V LOW( 0 ) HIGH( 1 ) eptable 5V V OL(max) V OH(min) (a) +5V CMOS Input Output 0V 2V LOW ( 0 ) HIGH ( 1 ) eptable V IH(min) V IL(max) 0V LOW( 0 ) HIGH( 1 ) eptable V OL(max) V OH(min) (b) + CMOS (3) Noise immunity Noise :Unwanted voltage induced in electrical circuits. . :High frequency ic radiation, power-line voltage fluctuation. Noise immunity : the ability to tolerate a certain amount of unwanted voltage fluctuation on its inputs without changing its output state.