1 / 24
文档名称:

数字电路教学课件:Chapter4-6.ppt

格式:ppt   大小:770KB   页数:24页
下载后只包含 1 个 PPT 格式的文档,没有任何的图纸或源代码,查看文件列表

如果您已付费下载过本站文档,您可以点这里二次下载

分享

预览

数字电路教学课件:Chapter4-6.ppt

上传人:窝窝爱蛋蛋 2021/11/1 文件大小:770 KB

下载得到文件列表

数字电路教学课件:Chapter4-6.ppt

相关文档

文档介绍

文档介绍:Lecture Notes
******@
Examples of Simple Counters
/24
Relative Occurrences of Events
/24
., Fig ***@P285
Producing Timing Pulse based on counter
/24
74xx393
Negative Edge Sensitive
4-bit Binary Counter
Counting Up:
0000 0001 0010 …… 1101 1111
/24
Sampled by Clock Edge
/24
Numbering Clock Pulse
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
/24
Counting Up
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
E1=Σ(2,3,8,9,10,11)
E2=Σ(5)
E3=Σ(9)
/24
Logic Diagram
Step 1
Logic expression reduction
Step 2
Draw the diagram(74xx393 plus basic gates)
/24
., Pulse Duration
assume the period of CP is 200ns
the period of E1 is 1600ns
the duty cycle ratio of E1 is %
duty cycle = duty cycle ratio = duty-to-cycle ratio = ratio of ridge width to period
/24
MSI counter
/24