1 / 18
文档名称:

前瞻网路安全处理器及相关SOC设计与测试技术研发.pptx

格式:pptx   大小:392KB   页数:18页
下载后只包含 1 个 PPTX 格式的文档,没有任何的图纸或源代码,查看文件列表

如果您已付费下载过本站文档,您可以点这里二次下载

分享

预览

前瞻网路安全处理器及相关SOC设计与测试技术研发.pptx

上传人:zhangkuan1436 2023/1/26 文件大小:392 KB

下载得到文件列表

前瞻网路安全处理器及相关SOC设计与测试技术研发.pptx

相关文档

文档介绍

文档介绍:该【前瞻网路安全处理器及相关SOC设计与测试技术研发 】是由【zhangkuan1436】上传分享,文档一共【18】页,该文档可以免费在线阅读,需要了解更多关于【前瞻网路安全处理器及相关SOC设计与测试技术研发 】的内容,可以使用淘豆网的站内搜索功能,选择自己适合的文档,以下文字是截取该文章内的部分文字,如需要获得完整电子版,请下载此文档到您的设备,方便您编辑和打印。NetworkSecurityProcessorand theRelatedSOCDesignandTestTechnologies BistforRAmINSeconds
July,2006
MemoryTestingProblem&Solutions
Problem:memorymanufacturingisnotperfect
Needtesting,diagnosis,andrepair
RAMSES:RAM/Flashfaultsimulator
TAGS:RAM/Flashtestalgorithm(pattern)generator
BRAINS:RAMBISTgenerator
FAME:memoryfailureanalyzer
Design
(Layout)
Defect
Injection
FaultyCell
Behavior
Fault
Models
Fault
Models
Test
Algorithms
Built-In
Self-Test
Built-In
Self-Repair
Tester
2
MemoryBISTAutomationFlow
BRAINS:
BISTforRAMsinSeconds
BIST
Intermediate
Description
Simulation/Synthesis/P&RFlow
BRAINS
gbrains
Memory
Library
BIST
Templates
BIDConstructor
CompilerKernel
BISTDesign
ActivationSequences
IntegrationScripts
MemorySpec
TestRequirement
Memory
Compiler
IP
Generators
Command
Scripts
GUI
3
TestScheduleandTestGrouping
Single-port
SRAM
Group0
Controller
Sequencer1
Dual-port
SRAM
Group1
2R1W
RegisterFile
Single-port
SRAM
Readport
Writeport
Read-writeport
Sequencer0
Group0
Parameters:
Memorytype
Memoryspec.
Powerconstraint
Userdefine
4
AlgorithmProgramming&TestScheduling
5
DrivingCapability&PipelineOptimization
6
BISTCircuitGenerationFlow
MemoryInfo.
TestAlgorithm
TestScheduling
Driving/TimingSpec.
BISTCompile
Start
RTL,TB,
Memorymodel,
address,wordwidth
Default/Programmable
Auto/Userdefined
Pinloading,latency
BID
7
BISTArchitecture
Memory
BIST
ExternalTester
MBS
MSI
MBO
MRD
MSO
MBC
MBR
MCK
Controller
RAM
RAM
RAM
RAM
RAM
RAM
Sequencer
Sequencer
Sequencer
TPG
TPG
TPG
TPG
TPG
TPG
8
ExperimentResult&Comparison
MemorySpec:
64X64:2modules
64X128:3modules
512X64:1module
512X128:2modules
Fullspeedtesting--clockrate:100MHz
Diagnosisfunction
Testalgorithm:MarchC-(Mentor),MarchCW(BRAINS)
Testtime
(cycle)
Gatecount
BRAINS
2,423,500
28,910
Mentor
20,080,900
30,353
9
FAME
FAME:FailureAnalyzerforMemories
MECA:MemoryErrorCatcherandAnalyzer
RAMSES:RAMfaultsimulator
TAGS:RAMtestalgorithmgenerator
ERA:RAMerroranalyzer
MDD:MemoryDefectDiagnosisTool
AFA:AutomaticFaultAnalyzer
FPA:Failure/FaultPatternAnalyzer
GUI-basedFailure/FaultPatternViewer
10