1 / 49
文档名称:

Design For Pcb Emi-Emc Compliance(1).pdf

格式:pdf   页数:49
下载后只包含 1 个 PDF 格式的文档,没有任何的图纸或源代码,查看文件列表

如果您已付费下载过本站文档,您可以点这里二次下载

Design For Pcb Emi-Emc Compliance(1).pdf

上传人:bolee65 2014/1/23 文件大小:0 KB

下载得到文件列表

Design For Pcb Emi-Emc Compliance(1).pdf

文档介绍

文档介绍:WEMPEC
PCB Design for
EMI/pliance
Eric Benedict
WEMPEC Seminar
21 July 2000
0
WEMPEC
References
Unless noted otherwise, everything is from the 1st two references
PCB Design Techniques for EMC and Signal Integrity Short Course, 27-29

June, UW–Madison, Mark Montrose, Instructor
Printed Circuit Board Design Techniques for pliance, Mark Mon-

trose, 1996 IEEE Press
Electronic Manufacturing, Sheldon Kohen and Michael Rose, 1982 Reston

pany
Linear Design Seminar, Analog Devices, October 1987

Electronic Manufacturing Processes, Thomas Landers, William Brown, Earnest

Fant, Eric Malstrom and Neil Schmitt, 1994 Prentice Hall
Electronics Assembly Handbook, Keith Brindly, 1990 Newnes

1
WEMPEC
Presentation Overview
Definitions

PC Board Materials & Construction

EMC Fundamentals

EMI Suppression

Signal Integrity

Bypassing & Decoupling

Trace Routing

ESD Protection

2
WEMPEC
Definitions
Printed Circuit Board (PCB) Also known as a Printed Wire Board (PWB).

A device used to mechanically ponents while providing electrical
interconnection via a transmission line. It consists of one or more layers of
an insulating material and one or more layers of a conductive foil.
land The part of a PCB trace allocated for the connection to ponent.

via A hole in the PCB with conductive plating on the inside and which con-

nects to one or more condutive layers.
Through-hole Technology (THT) “Standard” ponents which are

mounted by inserting the leads into vias and then filling the vias and sur-
rounding land/pad with solder.
Surface-mount Technology (SMT) ponents which are soldered

directly onto the lands located on the surface of the PCB.
3
WEMPEC
patibility (EMC) The capability of electical and elec-

tronic systems, equipment, and devices to operate in their intended electro-
ic environment within a defined margin of safety, and at design levels
of