Elsevier Newnes - 2005 - Co-Verification of Hardware and Software for ARM SoC Design - for ARM SoC Design - Jason R. Andrews.pdf

文档介绍：Co-Verification of Hardware and
Software for ARM SoC Design
This page intentionally left blank
Co-Verification of Hardware and
Software for ARM SoC Design
by Jason R. Andrews
AMSTERDAM • BOSTON • HEIDELBERG • LONDON
NEW YORK • OXFORD • PARIS • SAN DIEGO
SAN FRANCISCO • SINGAPORE • SYDNEY • TOKYO
Newnes is an imprint of Elsevier
Newnes is an imprint of Elsevier
200 Wheeler Road, Burlington, MA 01803, USA
Linacre House, Jordan Hill, Oxford OX2 8DP, UK
Copyright © 2005, Elsevier Inc. All rights reserved.
No part of this publication may be reproduced, stored in a retrieval system, or transmitted in
any form or by any means, electronic, mechanical, photocopying, recording, or otherwise,
without the prior written permission of the publisher.
Permissions may be sought directly from Elsevier’s Science & Technology Rights De-
partment in Oxford, UK: phone: [phone], fax: [phone], e-mail:
******@.uk. You may plete your request on-line via the Elsevier
homepage (), by selecting “Customer Support” and then “Obtaining Per-
missions.”
Recognizing the importance of preserving what has been written, Elsevier prints its books on
acid-free paper whenever possible.
Library of Congress Cataloging-in-Publication Data
Andrews, Jason R.
Co-verification of hardware and software for ARM SoC design / Jason R. Andrews
p. cm.
ISBN 0-7506-7730-9
1. Integrated circuits--Vertification. 2. Computer software--Verification. 3. Systems on a
chip. I. Title.
2004
'4--dc22 2004053860
British Library Cataloguing-in-Publication Data
A catalogue record for this book is available from the British Library.
For information on all Newnes publications
visit our website at
04 05 06 07 08 09 10 9 8 7 6 5 4 3 2 1
Printed in the United States of America.
Contents
Foreword ......................................................................................xiii
Preface ................................................