1 / 18
文档名称:

1毕业设计论文 基于FPGA电子密码锁设计.doc

格式:doc   大小:114KB   页数:18页
下载后只包含 1 个 DOC 格式的文档,没有任何的图纸或源代码,查看文件列表

如果您已付费下载过本站文档,您可以点这里二次下载

分享

预览

1毕业设计论文 基于FPGA电子密码锁设计.doc

上传人:小雄 2021/2/15 文件大小:114 KB

下载得到文件列表

1毕业设计论文 基于FPGA电子密码锁设计.doc

相关文档

文档介绍

文档介绍:本文由没有月亮太阳贡献
doc文档可能在WAP端浏览体验不佳。建议您优先选择TXT,或下载源文件到本机查看。


随着电子技术的发展,具有防盗报警等功能的电子密码锁代替密码量少、安全性差的机 械式密码锁已是必然趋势。电了密码锁与普通机械锁相比,具有许多独特的优点:保密性好, 防盗性强,可以不用钥匙,记住密码即可***等。目前使用的电子密码锁大部分是基于单片 机技术,以单片机为主要器件,其编码器与解码器的生成为软件方式。在实际应用中,由于 程序容易跑飞,系统的可靠性能较差。本文主要阐述了一种基于现场可编程门阵列FPGA器 件的电了密码锁的设计方法。用FPGA器件构造系统,所有算法完全由硬件电路来实现,使 得系统的工作可靠性大为提高。山于FPGA具有现场可编程功能,当设计需要更改时,只需 更改FPGA中的控制和接口电路,利用EDA工具将更新后的设计下载到FPGA中即可,无需 更改外部电路的设计,大大提高了设计的效率。因此,采用FPGA开发的数字系统,不仅 具有很高的工作可靠性,而且升级也极其方便。本文采用EDA技术,利用Quartus II工 作平台和硬件描述语言,设计了一种电子密码锁,并通过一片FPGA芯片实现。关键词:关 键词:电子密码锁;FPGA;硬件描述语言;EDA
Abstract
With the development of electronic technology, electronic password lock with burglar alarm and other functions replacing less password and poor security mechanical code lock is an inev it able t rend, compared elec tronic password lock with ordinary mechanical locks, it has many unique advantages : confidentiality, and security in nature, do not use the key, remember password can unlock it etc . Most electronic password locks we used now is based upon SCM technology , SCM is its mainly device , and the crea ting of encoding and decoding devices is the fashion of Soft ware mode. In practical application, the reliability of the system may be worse because of easy running fly of the programme.
This paper mainly expatia/tes a design method of electronic password lock based upon Field Programmable Gate Array device. We use FPGA devices to cons true t sys tem , all of the algorithm entirely achieved by the hardware circuit , because of FPGA has the function of ISP , when the design needs to be changed We only need to change the control and interface circuit of FPGA, EDA tools are used to download the updated design to FPGA without changing the design of the external circuit , this greatly enhance the efficiency of the design . Therefore , we use FPGA to empolder the digital system has not only high reliability but also extremely convenient of upgrading and improvement . In this paper , we use EDA technology , Quartus II p