1 / 4
文档名称:

Six Easy Pieces - Non-Synchronous FPGA Tricks.pdf

格式:pdf   页数:4
下载后只包含 1 个 PDF 格式的文档,没有任何的图纸或源代码,查看文件列表

如果您已付费下载过本站文档,您可以点这里二次下载

Six Easy Pieces - Non-Synchronous FPGA Tricks.pdf

上传人:bolee65 2014/7/11 文件大小:0 KB

下载得到文件列表

Six Easy Pieces - Non-Synchronous FPGA Tricks.pdf

文档介绍

文档介绍:TechXclusives - Six Easy Pieces (Non-Synchronous Circuit Tricks) x/xweb/?iLanguage...
TechXclusives
Six Easy Pieces (Non-Synchronous Circuit Tricks)
Back to Six Easy Pieces (Non-Synchronous Circuit Tricks)
Author: Peter Alfke Publication Date: 04/02/2003
Introduction
Most FPGA designs are purely digital, and are usually also synchronous. Occasionally, however,
there is a need for special asynchronous circuitry: a push-button debouncer, input Schmitt trigger,
low-frequency oscillator, frequency doubler, output-voltage booster, or truly asynchronous clock
multiplexer. These seemingly trivial circuits can lead to an inordinate amount of trouble if
implemented improperly. Here are six proven designs that e in handy in special
situations.
1. SPDT Switch Debouncer
Interfacing a switch to fast CMOS logic is not trivial. Any mechanical switch bounces when it is
being closed (and even when it opens). The bounce can last for milliseconds. The safest interface
is from a double-throw switch into the Set and Reset of a CMOS latch. The circuit below uses
feedback in the I/O as a latch, and thus requires only a single pin.
Configure the output with a low drive strength to minimize the short change-over current spike.
2. Adjustable Schmitt Trigger
This circuit provides adjustable input hysteresis. The difference between upward