文档介绍：ABEL ( 件描述语言的一种)
Architecture ( 结构体 )
Array ( 阵列 )
Buffer ( 缓冲器 )
Cell ( 单元 )
Compiler ( 编辑器 )
Documentation file ( 使用说明文件 )
Fuse ( 熔丝 )
E2CMOS ( 电可擦除的CMOS )
GAL ( 通用阵列逻辑器件 )
Input file ( 输入文件 )
Input/Output ( I/O ) ( 输入/输出 )
1
第1页/共73页
JEDEC file ( 标准数据格式文件 )
OLMC (输出逻辑宏单元 )
PAL ( 可编程阵列逻辑 )
PLA ( 可编程逻辑阵列)
PLD ( 可编程逻辑器件 )
Programmer ( 编程器 )
PROM ( 可编程只读存储器 )
Software ( 软件 )
Synthesis ( 综合 )
Tristate output buffer ( 三态输出缓冲器 )
ZIF socked ( 不用力插座 )
2
第2页/共73页
KEY TERMS
ABEL Advanced Bollean Expression Language. A software compiler language for PLD programming; a type of hardware description language (HDL).
Architecture The internal functional arrangement of the elements that give a device its particular operating characteristics.
3
第3页/共73页
Array In a PLD, a matrix formed by rows of product-term lines and columns of input lines with a programmable cell at each junction.
Buffer A circuit that prevents loading of an input or output.
Cell A fused cross point of a row and columnn in a PLD.
4
第4页/共73页
Complier Software that translates from high-level language that uses words or symbols, such as HDL , into low-level machine language (1s and 0s).
Documentation file The information from a computer that documents the final design after the input file has been processed.
5
第5页/共73页
E2CMOS Electrically earsable CMOS ( EECMOS). The circuit technology used for the reprogrammable cells in GAL.
Fuse The programmable element in certain types of PLDs; also called a fusible link.
GAL Generic array logic. A PLD with a reprogrammable AND array, a fixed OR array, and programmable output logic macrocells.
6
第6页/共73页
Input file The information entered in a computer that describes logic design using a PLD programming language such as HDL.
Input/Output (I/O) A terminal of a device that can be