文档介绍：Konstantinos Tatas · Kostas Siozios
Dimitrios Soudris · Axel Jantsch
Designing 2D and
work-on-
Chip Architectures
Designing 2D and work-on-Chip
Architectures
Konstantinos Tatas • Kostas Siozios
Dimitrios Soudris • Axel Jantsch
Designing 2D and 3D
Network-on-Chip
Architectures
123
Konstantinos Tatas Axel Jantsch
Department puter Science Department of Electronic Systems
and Engineering, School of Royal Institute of Technology
Applied Sciences Kista
Frederick University Sweden
Nicosia
Cyprus
Kostas Siozios
Dimitrios Soudris
Department puter Science, School
of Electrical puter Engineering
National Technical University of Athens
Athens
Greece
ISBN 978-1-4614-4273-8 ISBN 978-1-4614-4274-5 (eBook)
DOI -1-4614-4274-5
Springer New York Heidelberg Dordrecht London
Library of Congress Control Number: 2013944755
Ó Springer Science+Business Media New York 2014
This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of
the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations,
recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or
information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar
methodology now known or hereafter developed. Exempted from this legal reservation are brief
excerpts in connection with reviews or scholarly analysis or material supplied specifically for the
purpose of being entered and executed on puter system, for exclusive use by the purchaser of the
work. Duplication of this publication or parts thereof is permitted only under the provisions of
the Copyright Law of the Publisher’s location, in its current version, and permission for use must
always be obtained from Springer. Permissions for use may be obtained through RightsLink at the
Copyright Clearance Center. Violations are liable to prosecution under the respective C