文档介绍：Synthesis and Introduction
Understanding High-Density
Simulation Design Flow
Design Guide General HDL Coding Styles
Architecture Specific HDL
Coding Styles for
XC4000XLA, Spartan, and
Spartan-XL
Architecture Specific HDL
Coding Styles for Spartan-II,
Virtex, Virtex-E, and Virtex-
II
Simulating Your Design
Synthesis and Simulation Design Guide — Printed in .
Synthesis and Simulation Design Guide
Synthesis and Simulation Design Guide
R
The Xilinx logo shown above is a registered trademark of Xilinx, Inc.
ASYL, FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Timing Wizard,
TRACE, XACT, XILINX, XC2064, XC3090, XC4005, XC5210, and XC-DS501 are registered trademarks of Xilinx,
Inc.
The shadow X shown above is a trademark of Xilinx, Inc.
All XC-prefix product designations, Speed, Alliance Series, AllianceCORE, BITA, CLC, Configurable Logic
Cell, CoolRunner, CORE Generator, CoreLINX, Dual Block, EZTag, FastCLK, FastCONNECT, FastFLASH,
FastMap, Fast Zero Power, Foundation, HardWire, IRL, LCA, LogiBLOX, Logic Cell, LogiCORE, LogicProfessor,
MicroVia, MultiLINX, PLUSASM, PowerGuide, PowerMaze, QPro, RealPCI, RealPCI 64/66, SelectI/O,
SelectRAM, SelectRAM+, Silicon Xpresso, Smartguide, Smart-IP, SmartSearch, Smartspec, SMARTSwitch,
Spartan, TrueMap, UIM, VectorMaze, VersaBlock, VersaRing, Virtex, WebFitter, WebLINX, WebPACK, XABEL,
XACTstep, XACTstep Advanced, XACTstep Foundry, XACT-Floorplanner, XACT-Performance, XAM, XAPP, X-
BLOX, X-BLOX plus, XChecker, XDM, XDS, XEPLD, Xilinx Foundation Series, XPP, XSI, and ZERO+ are
trademarks of Xilinx, Inc. The Programmable pany and The Programmable Gate pany are
service marks of Xilinx, Inc.
All other trademarks are the property of their respective owners.
Xilinx, Inc. does not assume any liability arising out of the application or use of any product described or shown
herein; nor does it convey any license under its patents, copyrights, o