文档介绍：VERIFICATION TECHNIQUES FOR
SYSTEM-LEVEL DESIGN
The Morgan Kaufmann Series in Systems on Silicon
Series Editor: Wayne Wolf, ia Institute of Technology
The Designer’s Guide to VHDL, Second Edition
Peter J. Ashenden
The System Designer’s Guide to VHDL-AMS
Peter J. Ashenden, Gregory D. Peterson, and Darrell A. Teegarden
Modeling Embedded Systems and SoCs
Axel Jantsch
ASIC and FPGA Verification: A Guide ponent Modeling
Richard Munden
Multiprocessor Systems-on-Chips
Edited by Ahmed Amine Jerraya and Wayne Wolf
Functional Verification
Bruce Wile, John Goss, and Wolfgang Roesner
Customizable and Configurable Embedded Processors
Edited by Paolo Ienne and Rainer Leupers
Networks-on-Chips: Technology and Tools
Edited by Giovanni De Micheli and Luca Benini
VLSI Test Principles & Architectures
Edited by Laung-Terng Wang, Cheng-Wen Wu, and Xiaoqing Wen
Designing SoCs with Configured Processors
Steve Leibson
ESL Design and Verification
Grant Martin, Andrew Piziali, and Brian Bailey
Coming Soon…
puting
Edited by Scott Hauck and Andre DeHon
System-on-Chip Test Architectures
Edited by Laung-Terng Wang, Charles Stroud, and Nur Touba
Verification Techniques for System-Level Design
Masahiro Fujita, Indradeep Ghosh, Mukul Prasad
Aspect-Oriented Programming with e
David Robinson
VERIFICATION
TECHNIQUES FOR
SYSTEM-LEVEL
DESIGN
Masahiro Fujita, Indradeep Ghosh,
and Mukul Prasad
AMSTERDAM • BOSTON • HEIDELBERG • LONDON
NEW YORK • OXFORD • PARIS • SAN DIEGO • SAN FRANCISCO
SINGAPORE • SYDNEY • TOKYO
Morgan Kaufmann publishers is an imprint of Elsevier
Publishing Director Denise Penrose
Senior Acquisitions Editor Charles B. Glaser
Publishing Services Manager e Morrison
Project Manager Kathryn Liston
Assistant Editor Michele Cronin
Composition Charon Tec
Interior printer The Maple-Vail Book Manufacturing Group
Cover printer Phoenix Color
Morgan Kaufmann Publishers is an imprint of Elsevier.
30 Corporate Drive, Suite 400, Burlington, MA 018