1 / 39
文档名称:

物业小区【JSP,JAVA论文,毕业设计范文】.zip

格式:zip   页数:39页
该文档为压缩包格式,解压后包含5个文件,查看文件列表

如果您已付费下载过本站文档,您可以点这里二次下载

分享

预览

物业小区【JSP,JAVA论文,毕业设计范文】.zip

上传人:phl805 2016/4/18 文件大小:0 KB

下载得到文件列表

物业小区【JSP,JAVA论文毕业设计,模块图,范文】
../必读【请务必了解】.txt [37.14 KB]
../物业小区功能模块图1.jpg [33.42 KB]
../物业小区功能模块图2.jpg [77.65 KB]
../范文
../../毕业设计论文_基于FPGA的电子密码锁设计.doc [941.50 KB]
../../超市进销存管理系统论文.doc [778.50 KB]

相关文档

文档介绍

文档介绍:摘要随着电子技术的发展,具有防盗报警等功能的电子密码锁代替密码量少、安全性差的机械式密码锁已是必然趋势。电子密码锁与普通机械锁相比,具有许多独特的优点:保密性好,防盗性强,可以不用钥匙,记住密码即可***等。目前使用的电子密码锁大部分是基于单片机技术,以单片机为主要器件,其编码器与解码器的生成为软件方式。在实际应用中,由于程序容易跑飞,系统的可靠性能较差。本文主要阐述了一种基于现场可编程门阵列 FPGA 器件的电子密码锁的设计方法。用 FPGA 器件构造系统,所有算法完全由硬件电路来实现,使得系统的工作可靠性大为提高。由于 FPGA 具有现场可编程功能, 当设计需要更改时,只需更改 FPG A 中的控制和接口电路,利用 EDA 工具将更新后的设计下载到 FPGA 中即可,无需更改外部电路的设计,大大提高了设计的效率。因此,采用 FPGA 开发的数字系统,不仅具有很高的工作可靠性,而且升级也极其方便。本文采用 EDA 技术,利用 Quartus II 工作平台和硬件描述语言,设计了一种电子密码锁,并通过一片 FPGA 芯片实现。关键词: 电子密码锁; FPGA ;硬件描述语言; EDA Abstract With the development of electronic technology, electronic password lock with burglar alarm and other functions replacing less password and poor security mechanical code lock is an inevitable trend. compared electronic password lock with ordinary mechanical locks, it has many unique advantages : confidentiality, and security in nature, donot use the key, remember password can unlock it etc .Most electronic password locks we used now is based upon SCM technology ,SCM is its mainly device ,and the creating of encoding and decoding devices is the fashion of Software mode. In practical application, the reliability of the system may be worse because of easy running fly of the programme. This paper mainly expatiates a design method of electronic password lock based upon Field Programmable Gate Array device. We use FPGA devices to construct system , allof the algorithm entirely achieved by the hardware circuit , because of FPGA has the function of ISP , when the design needs tobe changed We only need to change the control and interface circuit of FPGA,EDA tools are used to download the updated design to FPGA without changing the design of the external circuit , this greatly enhance the efficiency of the design .Therefore , we use FPGA to empolder the digital system has not only high reliability but also extremely convenient of upgrading and improvement .In this paper ,we use EDA technology , Quartus II platform and hardware description language designing an electronic passwor