文档介绍：该【CMOS超大规模集成电路设计公开课获奖课件赛课一等奖课件 】是由【业精于勤】上传分享，文档一共【45】页，该文档可以免费在线阅读，需要了解更多关于【CMOS超大规模集成电路设计公开课获奖课件赛课一等奖课件 】的内容，可以使用淘豆网的站内搜索功能，选择自己适合的文档，以下文字是截取该文章内的部分文字，如需要获得完整电子版，请下载此文档到您的设备，方便您编辑和打印。Lecture 1: Circuits & Layout
1
1: Circuits & Layout
Outline
A Brief History
CMOS Gate Design
Pass Transistors
CMOS Latches & Flip-Flops
Standard Cell Layouts
Stick Diagrams
2
1: Circuits & Layout
A Brief History
1958: First integrated circuit
Flip-flop using two transistors
Built by Jack Kilby at Texas Instruments
Intel Core i7 mprocessor
billion transistors
64 Gb Flash memory
> 16 billion transistors
Courtesy Texas Instruments
[Trinh09]
© IEEE.
3
1: Circuits & Layout
Growth Rate
53% compound annual growth rate over 50 years
No other technology has grown so fast so long
Driven by miniaturization of transistors
Smaller is cheaper, faster, lower in power!
Revolutionary effects on society
[Moore65]
Electronics Magazine
4
1: Circuits & Layout
Annual Sales
>1019 transistors manufactured in
1 billion for every human on the planet
5
1: Circuits & Layout
Invention of the Transistor
Vacuum tubes ruled in first half of 20th century Large, expensive, power-hungry, unreliable
1947: first point contact transistor
John Bardeen and Walter Brattain at Bell Labs
See Crystal Fire
by Riordan, Hoddeson
AT&T Archives. Reprinted with permission.
6
1: Circuits & Layout
Transistor Types
Bipolar transistors
npn or pnp silicon structure
Small current into very thin base layer controls large currents between emitter and collector
Base currents limit integration density
Metal Oxide Semiconductor Field Effect Transistors
nMOS and pMOS MOSFETS
Voltage applied to insulated gate controls current between source and drain
Low power allows very high integration
7
1: Circuits & Layout
1970’s processes usually had only nMOS transistors
Inexpensive, but consume power while idle
1980s-present: CMOS processes for low idle power
MOS Integrated Circuits
Intel 1101 256-bit SRAM
Intel 4004 4-bit mProc
[Vadasz69]
© 1969 IEEE.
Intel Museum.
Reprinted with permission.
8
1: Circuits & Layout
Moore’s Law: Then
1965: Gordon Moore plotted transistor on each chip
Fit straight line on semilog scale
Transistor counts have doubled every 26 months
Integration Levels
SSI: 10 gates
MSI: 1000 gates
LSI: 10,000 gates
VLSI: > 10k gates
[Moore65]
Electronics Magazine
9
1: Circuits & Layout
And Now…
10
1: Circuits & Layout