文档介绍：Attributes, Overview
Constraints, Information for Mentor
and Carry Logic Customers
Schematic Syntax
UCF/NCF File Syntax
Attributes/Logical
Constraints
Placement Constraints
Relative Location (RLOC)
Constraints
Timing Constraints
Physical Constraints
Relationally Placed Macros
(RPM)
Carry Logic in XC4000
FPGAs
Carry Logic in XC5200
FPGAs
Attributes, Constraints, and Carry Logic- October 1997 Printed in .
Attributes, Constraints, and Carry Logic
R
The Xilinx logo shown above is a registered trademark of Xilinx, Inc.
XILINX, XACT, XC2064, XC3090, XC4005, XC5210, XC-DS501, FPGA Architect, FPGA Foundry, NeoCAD,
NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Timing Wizard, and TRACE are registered trademarks of Xilinx, Inc.
The shadow X shown above is a trademark of Xilinx, Inc.
All XC-prefix product designations, XACTstep, XACTstep Advanced, XACTstep Foundry, XACT-Floorplanner,
XACT-Performance, XAPP, XAM, X-BLOX, X-BLOX plus, XChecker, XDM, XDS, XEPLD, XPP, XSI, BITA,
Configurable Logic Cell, CLC, Dual Block, FastCLK, FastCONNECT, FastFLASH, FastMap, Foundation,
HardWire, LCA, LogiBLOX, Logic Cell, LogiCORE, LogicProfessor, MicroVia, PLUSASM, Plus Logic, Plustran,
P+, PowerGuide, PowerMaze, Select-RAM, SMARTswitch, TrueMap, UIM, VectorMaze, VersaBlock, VersaRing,
WebLINX, XABEL, Xilinx Foundation Series, and ZERO+ are trademarks of Xilinx, Inc. The Programmable Logic
Company and The Programmable Gate pany are service marks of Xilinx, Inc.
All other trademarks are the property of their respective owners.
Xilinx, Inc. does not assume any liability arising out of the application or use of any product described or shown
herein; nor does it convey any license under its patents, copyrights, or maskwork rights or any rights of others.
Xilinx, Inc. reserves the right to make changes, at any time, in order to improve reliability, function or design and
to supply the best product possible. Xilinx, Inc. will not assume responsib